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Abstract—A low-power multi-channel CMOS digital read-out
IC (ROIC) for differential piezo-resistive sensing is presented as
part of the positioning system of a liquid dispensing MEMS.
New very low-voltage and single-battery compatible CMOS
circuits are proposed for digital gain tuning, pre-amplification
and integrating A/D conversion. Overall low-power consumption
is achieved by operating the key devices in subthreshold in order
to prevent from heating the fluidic MEMS. A complete quad-
channel ROIC has been integrated in 0.35µm CMOS 2-polySi
4-metal technology. The reported experimental results agree with
the electrical simulations.
Index Terms—Piezo-resistive sensors, CMOS interface circuits,
analog-to-digital (A/D) conversion, pulse density modulation
(PDM), micro-electro-mechanical systems (MEMS).
I. INTRODUCTION
THE interest in patterning surfaces with micrometer reso-lution droplets has been growing fast in recent years, spe-
cially for photonics, molecular electronics, and biosensors. In
particular, the accurate registry of small amounts of molecules
or particles in well-defined areas along with their specific
properties is of great significance for high sensitivity and fast
screening applications. For such purposes, the combination
of micro-electro-mechanical systems (MEMS) and CMOS
circuits is very promising, as it has been proven in other fields
when integrating sensors [1]–[4], actuators [5] and RF de-
vices [6]. From the technological viewpoint, microcantilevers
are preferred for liquid dispensing, since they allow a direct
patterning of the surface with different kinds of materials
without any need for prefabricated patterns [7]. Furthermore,
alignment of the tips with respect to specific regions on the
surface is straightforward, since the cantilevers themselves
can be used as displacement sensors if piezo-resistors are
integrated in the same MEMS structure [8]. A dummy piezo-
resistor is also introduced as a reference to cancel thermal,
mechanical and electrical noise and disturbing spurious from
the weak stress signal. However, positioning problems arise
in practice from the technological mismatching between these
integrated piezo-resistive sensors.
This paper presents a low-power multi-channel CMOS dig-
ital read-out IC (ROIC) for differential piezo-resistive sensing,
as part of the positioning system of a liquid dispensing MEMS.
Parallel channel processing, including integrating A/D con-
version, is implemented in this ROIC to narrow the equivalent
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noise bandwidth and minimize inter channel crosstalk. In order
to overcome possible issues from the mismatching of the inte-
grated piezo-resistive sensors, a digital gain tuning mechanism
is introduced for each individual reading channel. Moreover,
very low-voltage circuit CMOS techniques compatible with
single battery operation are proposed to isolate ground and
to obtain a compact packaging. The reported designs are also
optimized for low-power consumption to prevent from heating
and drying the fluidic MEMS in future monolithic solutions.
Next section introduces the MEMS scenario, while Section III
proposes a suitable ROIC architecture. Then, very low-voltage
and low-power CMOS circuit proposals for input gain tuning,
differential pre-amplification and integrating A/D conversion
are described in Sections IV, V and VI, respectively. The
overall ROIC design is detailed in Section VII, together with
the experimental results of Section VIII. Finally, conclusions
are summarized in Section IX.
II. MEMS DESCRIPTION
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Figure 1. Exploded view of the liquid dispensing MEMS based on [7] to
be monitored by the ROIC. Drawing not in scale.
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2The general concept of the liquid dispensing MEMS is
illustrated in Figure 1: a set of cantilever-based micropipets
equipped with their corresponding liquid reservoirs are op-
erated in parallel to pattern arrays of microdoplets in a
given surface. Piezo-resistors are also integrated in the same
cantilevers to sense the stress of the micropipet when its tip is
in touch with the surface. In practice, the mismatch of these
piezoresistors causes tilt errors when positioning the MEMS
head respect to the patterned surface. As a consequence, both
droplet diameter and shape created by each micropipet are
non-uniform [8]. In order to compensate for such an issue, a
dedicated ROIC is placed close to the fluidic MEMS.
In practice, a dummy micropipet is also included to cancel
thermal, mechanical and electrical piezo-resistance deviations.
However, these integrated sensors exhibit very poor techno-
logical matching, as depicted in Figure 2, where Rsens and
Rref stand for the active and reference piezo-resistive sensors,
respectively, while Rsens −Rref is the effective stress signal
to be measured. From the same figure, it is clear that the
main design bottleneck comes from the combination of both,
the sensor mismatching and the amplitude of the dynamic
disturbing signals. Such unwanted variations coming from the
environment, even in pure common mode, are partly seen as
an input differential residual due to the unbalancing between
Rsens and Rref , so they can not be completely rejected just
by differential reading.
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Figure 2. Integrated piezo-resistor specifications and differential sensor read-
out scenario without gain calibration. Drawing not in scale.
Following Figure 2, the resulting disturbing residual after
differential reading is about ±1%×2%=±0.02%, which is
±50LSB for 1LSB=±0.0004%, and it can not be compensated
by digital postprocessing due to its dynamic nature. Hence,
a calibration method for the gain of each read-out channel
is required in the ROIC. This mechanism must compen-
sate a maximum individual gain adjustment of up to ±2%,
while ensuring a gain accuracy of ±0.5LSB/2%=±0.01%,
resulting in a gain dynamic range of 8+1 bit. In that case,
the residual offset can still be up to ±0.01% (±25LSB),
but this static component is easily compensable by digital
post-processing. Anyway, even if exact balancing is obtained
between Rsens and Rref after this gain calibration, the ROIC
must exhibit a common mode rejection ratio (CMRR) as large
as 1%/0.5LSB'75dB against the truely common disturbing
signals.
III. ROIC ARCHITECTURE
Taking into account all the specifications of Section II,
the ROIC architecture of Figure 3 is proposed, where Vbias
stands for the sensors common bias voltage. Basically, the
system behaves as four independent digital read-out channels,
operating in parallel in order to reduce the equivalent noise
bandwidth.
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Figure 3. Architecture at block level of the proposed ROIC.
Signal processing starts by calibrating the individual sensor
current bias around the common level Icom with the current
D/A converter (DAC), which allows the gain adjustment at
each input according to Vsens = (Icom±∆Icom)Rsens. Then,
pre-amplification and differential to single-ended conversion
is performed through the operational trans-conductance am-
plifier (OTA), generating an stress effective current Ieff to
be quantified during Tint by the integrating A/D converter
(ADC). Finally, the serial digital interface (I/O) is in charge
of the sensor read-out (S11-0), and also of the programming-in
(P8-0) for the individual channel gain calibration. Apart from
the fine tuning of ∆Icom, the system also allows to change the
common Icom value for all channels as a coarse gain digital
configuration (G2-0).
IV. INPUT GAIN TUNING
The first step of the signal processing chain in Figure 3 is to
convert the piezo-resistance change of Rsens coming from the
stress sensor into the voltage-domain signal Vsens by means of
3a constant current biasing Icom. In order to cancel unwanted
components not related with the stress measurement itself, the
dummy sensor Rref is included for the differential reading:
Vsens − Vref = Icom (Rsens −Rref ) (1)
As already explained, a fine balancing of the differential
gain is required for the compensation of the technology
mismatching between Rsens and Rref , and between their Icom
sources as well. For such a purpose, the calibration of ∆Icom
for each channel is proposed:
Vsens − Vref = Icom
[
Rsens
(
1± ∆Icom
Icom
)
−Rref
]
(2)
In fact, this strategy also allows the compensation of any
unbalance coming from circuit asymmetries in the differential
OTA of Section V. The current-mode DAC of Figure 4(upper)
is proposed to control the value of ∆Icom through P8-0.
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Figure 4. CMOS implementation (upper) and operation (lower) of the
proposed current-mode DAC.
Basically, M1 acts as a voltage controlled current source
capable of adding 12%Icom ± ∆Icom to the 88%Icom bias-
ing of Rsens according to the C2-based switched-capacitor
DAC [9] and the chronogram of Figure 4(lower). This mixed
DAC architecture is proposed to limit the technological match-
ing requirements to a few passive components only. The
basic operation of this equivalent current-mode DAC is as
follows. Firstly, the two capacitors C1 and C2 connected to
the gate of M2 are precharged by setting Vtun=VGB2, so
ID2=ID1≡12%Icom, and Vprog'VDD/2, as C1C2, being
VDD the supply voltage. Secondly, Vtun is disconnected from
Vprog, which in turn is serially programmed through the C2-
based switched capacitor network:
Vprog = VDD
8∑
i=0
P8−i
2i+1
(3)
Once generated, the value of Vprog is dumped into the
gate of M2 using the capacitive divider C1 and C2, and kept
constant during the A/D conversion phase, typically around
1ms:
Vtun = VGB2 +
C2
C1 + C2
(
Vprog − VDD2
)
︸ ︷︷ ︸
∆Vtun
(4)
Choosing C1C2 and (W/L)1,21 in order to operate
M1 and M2 in deep strong inversion, the resulting calibrating
current can be expressed as:
∆Icom ' gmg1∆Vtun
'
√
2β112%Icom
n
C2
C1
(
8∑
i=0
P8−i
2i+1
− 1
2
)
VDD
(5)
where β and n stand for the current factor and subthreshold
slope, respectively, of the EKV MOSFET model [10]. This
routine is repeated before every acquisition period in order
to regenerate and avoid degradation of the internal analog
memories Vprog and Vtun. Moreover, each channel includes
its own DAC to allow fast gain calibration without crosstalk.
V. DIFFERENTIAL PRE-AMPLIFICATION
Following the general block scheme of Figure 3, this stage
is devoted to translate the differential stress voltage into a
single ended effective current for its subsequent integrating
A/D conversion:
Ieff = Gm (Vsens − Vref ) (6)
where Gm stands for the differential transconductance gain.
Typically, for a given Rsens∼5kΩ and Icom∼200µA, the
dynamic range of the differential stress signal is around
DR(Vsens−Vref )∼1mV/4µV. Hence, the OTA block imple-
menting this differential pre-amplification must provide in
practice both a large Gm to protect stress signal against circuit
noise, together with a good CMRR to attenuate dynamic
disturbing signals.
Based on the above requirements, the low-voltage OTA
implementation of Figure 5 is proposed. The circuit core
consists of a differential input pair (M1-M2) followed by a
folded cascode output stage (M3-M8). In this sense, M1-M2
are operated in weak inversion to optimize transconductance
versus power consumption, while M3-M8 are biased in strong
inversion for a lower technology mismatching.
The full non-linear expression for the transconductance of
the OTA presented in Figure 5 is found to be:
Ieff = 2Ibiasn
e
Vsens−Vref
nUt − 1
e
Vsens−Vref
nUt + 1
= 2Ibiasntanh
(
Vsens − Vref
2nUt
) (7)
being Ut the thermal potential. Due to the limited range of
the differential input signal
∣∣∣Vsens−Vref2nUt ∣∣∣<0.04, the maximum
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Figure 5. Low-voltage CMOS implementation of the OTA block.
linearity errors at full-scale are below ±LSB/100, so the equiv-
alent transconductance of the OTA stage can be simplified to:
Gm =
Ibiasn
nUt
for |Vsens − Vref |  2nUt (8)
For our purposes, a transconductance gain of Gm ≥ 0.8mS
is chosen in order to obtain an equivalent input integrated noise
up to 1kHz of Vneq≤2µVrms (including Icom sources). Hence,
the resulting dynamic range of the single ended effective
current becomes DR(Ieff )∼1µA/4nA.
Concerning the CMRR performance of Figure 5, circuit
differential asymmetries and common biasing sensitivities
limit its final value to:
1
CMRR
=
∆Gm
Gm
(
1− 1
1 + 12nGmRtail
)
(9)
where ∆Gm stands for the unbalancing of Gm between
Vsens and Vref , mainly due to the mismatching between M1
and M2 from technology, geometry, temperature or biasing
asymmetries, while Rtail is the output impedance of Ibiasn.
Either due to a perfect matching between the differential parts
(∆Gm→0) or due to a very high output impedance of the
common biasing (Rtail→∞), rejection should tend to be ideal
(CMRR→∞). Unfortunately, none of these scenarios are
really feasible. In practice, large device areas must be selected
for M1-M2 and long aspect ratios for the MOS devices of
Ibiasn to meet the CMRR specifications of Section II. Also,
due to the low-voltage operation of the ROIC, this rejection
ratio can only be achieved for a limited range of the common
mode input voltage:
Vcom
.=
Vsens + Vref
2
(10)
Hence, the biasing level of the piezo-resistive sensors of
Figure 3 must be adjusted to ensure a suitable Vcom according
to the characteristics of the sensor (Rsens) and the Icom bias
level programmed from the ROIC:
Vbias = Vcom + IcomRsens (11)
VI. INTEGRATING A/D CONVERSION
For the digital quantization of the quasi-static stress signal
Ieff in Figure 3, the predictive ADC architecture of Figure 6
is chosen, which is inspired in spike-counting A/D techniques
applied in neural networks [11], [12] and digital imagers [13]–
[15]. Basically, the pulse density modulation (PDM) stage is
in charge of integrating the current-mode signal and pushing
the quantization noise to higher frequencies. Then, the counter
stage can filter such unwanted frequency components in the
digital domain.
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Figure 6. Architecture of the predictive ADC at block level.
Its principle of operation is as follows: during initialization
(init=1), both the analog integrator of the PDM stage and
the digital counter are reset; once in conversion (init=0), the
stress quasi-static current Ieff is integrated into Vint; when
Vint reaches the quantizer threshold ±Vquant (depending on
the polarity of the stress signal Ieff ), the window comparator
generates the corresponding pulse, which is sent to the digital
counter and also fed back to the first stage as the reset
signal (event=1), making Vint to return to its zero signal
level (Vzero). The ideal waveforms of this operation cycle are
illustrated in Figure 8(a). Due to the nature of the MEMS
application of Figure 1, the scheme of Figure 6 will be only
operated in practice for a single Ieff phase, either positive or
negative but not simultaneous. Hence, this predictive ADC
behaves as having a single bit quantizer inside the PDM
loop, with all the advantages in terms of inner linearity and
mismatching insensitivity.
At the end of the acquisition time Tint, the integrating A/D
conversion is completed and the state of the digital counter
should be:
S11-0 = ± Tint
CintVquant
Ieff
= ± GmTint
CintVquant
Icom
[
Rsens
(
1± ∆Icom
Icom
)
−Rref
]
(12)
where Cint is the analog integrator capacitance. Hence,
the overall gain of the ROIC for a relative piezo-resistance
deviation (±∆Rsens/Rsens) is:
5∣∣∣∣ S11-0∆Rsens/Rsens
∣∣∣∣ = GmTintCintVquant IcomRsens (13)
Typically, the integration of Ieff in the PDM stage of
Figure 6 is implemented using the circuit classical topol-
ogy [16], [17] of Figure 7(a): during initialization (init=1),
the integration capacitor Cint is reset, while the correlated
double sampling (CDS) capacitor CCDS samples the output
noise of the analog integrator; once in conversion (init=0),
Ieff is integrated in Cint and the series CCDS performs
cancellation of the integrator offset and low frequency noise
at Vint.
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Figure 7. Classical (a) and novel (b) reset scheme proposal for the analog
integrator of the PDM stage of Figure 6.
However, due to the low-voltage supply operation of the
switching devices, the event duration in Figure 8(a) can not
be null in practice. Hence, some time is lost at each pulse
generation in order to reset the analog integrator, as depicted
in Figure 8(b). According to Figure 7(a), no integration in
Cint is possible during this event time, so the resulting pulse
frequency in Figure 8(b) is decreased compared to the ideal
case of Figure 8(a). This effect is specially important at full-
scale of |Ieff |, where the pulse period is small and comparable
to the reset time, so causing saturation of the ADC curve,
as shown in the same Figure 8. Hence, reset time forces in
general to waste more power in the analog blocks of the ADC
for minimizing these non-linearity problems.
In order to overcome this issue, the alternative analog inte-
grator scheme of Figure 7(b) is proposed, which does not use
a hard short circuit but a novel switched-capacitor technique to
reset Cint. In this case, the principle of operation is as follows:
during initialization (init=1), Cint is reset, while Creset/CDS
remains connected to Vint; once in conversion (init=0), the
stress quasi-static current Ieff is integrated in Cint while
Creset/CDS is tracking the offset, the low frequency noise and
the output signal itself of the amplfier; when the fixed thresh-
old ±Vquant is reached, the window comparator generates the
corresponding pulse, which is again sent to the digital counter,
but in this case it also causes Creset/CDS to be connected
to the input of the analog integrator (event=1). As a result,
the charge stored in Cint is compensated by Creset/CDS and
the reset is performed. However and unlike in the classical
implementation of Figure 7(a), this novel strategy does not
block the integration in Cint during the event time, combining
both the charge coming from Ieff and from Creset/CDS as
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Figure 8. ADC transient operation (upper) and equivalent transfer curve
(bottom) for positive Ieff values according to the ideal (a), classical (b) and
proposed (c) PDM schemes. Drawings not in scale.
illustrated in Figure 8(c). In consequence, the pulse frequency
is no longer dependent on the reset time and matches (12).
Furthermore, since Creset/CDS is continuously sampling the
offset and the low frequency noise of the analog integrator, it
already implements the CDS function.
Based on the new PDM scheme, low-voltage CMOS circuits
are proposed in Figure 9 for the analog integrator and the
window comparator. The first stage is based on the single-
transistor capacitive transimpedance amplifier (CTIA) built
around M1. A second matched device M2 configured as active
load is used to obtain the appropriate Vzero level together
with a low enough output impedance for the new reset scheme
of Figure 7(b). In fact, by choosing the same ratio between
Ibiasi
(W/L)1,2
of Figure 9(a) and Ibiasp−Ibiasn(W/L)7,8 of Figure 5, the input
of the CTIA is biased at the same potential as the gate of M7 in
Figure 5. As a result, the node voltages of the OTA of Figure 5
are fully balanced, and the CMRR is enhanced thanks to the
corresponding decrease of ∆Gm in (9).
Concerning the window comparator, the dual N/PMOS
structure of Figure 9(b) is proposed. Apart from its low-voltage
compatibility, the dynamic current biasing supplied by M3
due to the positive feedback from M4 allows both a static
low-power consumption (Ibiasc) together with short transient
times.
Finally, the required threshold levels for the window com-
parator of Figure 6 are obtained from the modular and floating
generator of Figure 10. This CMOS circuit consists of two
parts: a low-voltage stacked structure MA-MB, in charge
of generating the relative threshold Vquant, and a switched-
capacitor network to derive the absolute levels Vzero±Vquant.
Concerning the generation of Vquant, and supposing weak
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Figure 9. Low-voltage CMOS integrator (a) and window comparator (b) for
the PDM blocks of Figure 6.
inversion conduction for MAi devices and saturation for MBi
devices, each stacked block contributes to the total threshold
with:
∆Vquanti = Ut ln
[
(W/L)Bi
(W/L)Ai
(
1 +
IBi
IAi
)
+ 1
]
(14)
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Figure 10. Low-voltage CMOS modular Vquant generator proposal for the
window comparator of Figure 6.
It is interesting to note that the Ut dependencies here and
in (8) require a proportional to absolute temperature (PTAT)
current reference like [18] for the biasing of the piezo-resistor
sensor (Icom) and the OTA block (Ibiasn,p) in order to cancel
thermal dependencies on the final expression (12).
VII. SYSTEM DESIGN
Based on all the low-voltage and low-power CMOS circuits
proposed in Sections IV to VI, a complete quad-channel ROIC
has been developed following Figure 3. The main design
parameters for all the ROIC blocks are summarized in Table I.
According to (8), the transconductance of the pre-amplifier
is chosen to be Gm'0.8mS, while the Montecarlo simulation
in Figure 11 reports a large enough CMRR for Vcom∼1V.
Concerning the predictive A/D converter, the fixed threshold
voltage of the PDM stage is designed through (14), resulting
in Vquant'300mV at room temperature. The rest of per-
formance results from simulation are listed in Table II for
their comparison with the experimental data of Section VIII.
In this sense, the theoretical relative gain from (13) for
Rsens=5kΩ, Icom'189µA and Tint=1ms returns an esti-
mated
∣∣∣ S11-0∆Rsens/Rsens ∣∣∣'6kLSB/%, which agrees with the full-
chip simulations of Figure 12.
Finally, the complete ROIC has been integrated in 0.35µm
CMOS 2-polySi 4-metal technology from AMS, as depicted
in Figure 13.
Table I
ROIC MAIN DESIGN PARAMETERS.
Parameter Value Units
C1 9 pF
C2 0.5 pF
Ibiasp 56 µA
Ibiasn 44 µA
Ibiasi 36 µA
Ibiasc 4 µA
Cint,reset/CDS 4 pF
N 3 -
(W/L)Bi
(W/L)Ai
3 -
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Figure 11. Simulated common mode rejection ratio of the pre-amplifier stage
versus technology mismatching for Vcom=1V.
VIII. EXPERIMENTAL RESULTS
Since the real scenario of Figure 1 does not allow the
separated characterization of the ROIC part, the specific setup
of Figure 14 has been developed for the detailed test of the
integrated circuit of Figure 13. Firstly, the sensor bias and
calibration capabilities of the ROIC are verified using the
low-noise current pre-amplifier SRS SR570, together with a
standard oscilloscope Tektronix TDS2024. Secondly, the full
signal processing chain, including the pre-amplification and
integrating A/D conversion stages, is characterized using the
ultra low-noise function generator SRS DS360, together with
the multifunction synthesizer HP 8904A. In both cases, all the
digital I/O communications for programming G2-0 and P8-0
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Figure 12. Pre (dashed) and post (solid) layout simulation of the ROIC
relative transfer function after calibration for Rsens=5kΩ, Icom=189µA
and Tint=1ms.
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Figure 13. Microscope photography of the ROIC (top) and a single
processing channel (bottom). The overall size is 2.4mm×1.3mm=3.1mm2.
and reading S11-0 are controlled through the logic analyzer
Tektronix TLA 721.
The complete set of experimental results is reported in
Table II and Figures 14 to 17. Concerning the differential
transfer curve of the ROIC, an equivalent gain of 0.5LSB/µV
is obtained from Figure 15. The -2dB error between the
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Figure 14. Experimental ROIC test setup for the sensor calibration (a) and
transfer function (b) measurements.
simulated and the experimental gain is probably due to Cint
deviations in (13) caused by process spread. The ADC transfer
function is affected by a gain asymmetry between the positive
and negative input range caused by the technology mismatch-
ing of ±Vquant in the generator of Figure 10. However, this
gain error can be neglected here since the liquid dispensing
MEMS system of Figure 1 does not require simultaneous
reading of positive and negative input signals. Actually, the
ROIC exhibits a remarkable linearity for each of the signal
polarities, even well above the full-scale. Since just a single
polarity is required in each acquisition, the gain balancing
can be obtained by simple scaling during post-processing. The
ROIC resolution is extracted from averaging several plots like
Figure 16, but the value given in Table II is limited by the
noise of the test setup. For the characterization of the CMRR,
a common input voltage sweep (∆Vcom) is performed in
Figure 17, measuring a sensitivity of less than 0.5LSB for
more than 100mV of change in Vcom for all the tested samples.
Hence, the equivalent CMRR is > 0.5LSB/µV0.5LSB/100mV =100dB, as
expected from the statistical simulation of Figure 11.
IX. CONCLUSIONS
A CMOS digital ROIC is presented for multi-channel and
differential piezo-resistive sensing, as part of the positioning
system of a liquid dispensing MEMS. Very low-voltage cir-
cuits, combined with low-power subthreshold operation, have
been proposed for the digital gain tuning, pre-amplification
and integrating A/D conversion required inside the ROIC. The
complete system has been integrated in 0.35µm CMOS 2-
polySi 4-metal technology, showing good agreement between
simulation and experimental results.
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8Table II
ROIC COMPARATIVE RESULTS.
Simu- Experi-
Parameter lation mental Units
Supply voltage VDD 1.25 V
Common input Vcom 1 V
Sensor bias levels Icom
G2-0 = 000 76 73 µA
001 95 91
010 114 111
011 133 129
100 151 146
101 170 164
110 189 184
111 208 202
Sensor calibration range
±∆Icom/Icom(P8-0) ±2 ±1.8 to ±2 %
Acquisition time Tint 1 ms
Diff. gain
∣∣∣ S11-0Vsens−Vref ∣∣∣ 0.63 0.50 LSB/µV
Equivalent input noise 2 <4 µVrms
CMRR 107±9 >100 dB
Power consumption 350 300 µW/Ch
Si area 0.47×0.53=0.25 mm2/Ch
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Figure 15. Full-scale experimental (solid) and simulated (dashed) differential
transfer curve of the ROIC under the test setup of Figure 14(b).
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